Introduction to Caches

Quincy Flint

Caches

•

• Locality Principle

- Cache Organization
 - Hit or Miss
 - Block size
 - Block starting address
 - Aligned by block



• Processor produces a 32-bit address



- Processor produces a 32-bit address
- Example:
 - Block Size = 16





- Processor produces a 32-bit address
- Example:
 - Block Size = 16
 - How many bits of address are used to determine where in the block we are?





- Processor produces a 32-bit address
- Example:
 - Block Size = 16
 - How many bits of address are used to determine where in the block we are?





- Processor produces a 32-bit address
- Example:
 - Block Size = 16
 - How many bits of address are used to determine where in the block we are?
 - How many bits of the address tell us which block we are looking for?





- Processor produces a 32-bit address
- Example:
 - Block Size = 16
 - How many bits of address are used to determine where in the block we are?
 - How many bits of the address tell us which block we are looking for?

BLOCK NUMBER

ADDRESS of	location pr	ocessor	wants us	to find ir	the cache





• A cache tag is a unique identifier for a block in cache line

- A cache tag is a unique identifier for a block in cache line
- Assume each cache line can contain any block from memory...

BLOCK NUMBER	BLOCK OFF	SET
31	3	0

- A cache tag is a unique identifier for a block in cache line
- Assume each cache line can contain any block from memory...



- A cache tag is a unique identifier for a block in cache line
- Assume each cache line can contain any block from memory...



- A cache tag is a unique identifier for a block in cache line
- Assume each cache line can contain any block from memory...



- A cache tag is a unique identifier for a block in cache line
- Assume each cache line can contain any block from memory...



- A cache tag is a unique identifier for a block in cache line
- Assume each cache line can contain any block from memory...



- The valid bit in a cache entry tells us if the data is real or not.
- Solves the problem of ambiguity of tag and data when initialized.

- The valid bit in a cache entry tells us if the data is real or not.
- Solves the problem of ambiguity of tag and data when initialized.



- The valid bit in a cache entry tells us if the data is real or not.
- Solves the problem of ambiguity of tag and data when initialized.



- The valid bit in a cache entry tells us if the data is real or not.
- Solves the problem of ambiguity of tag and data when initialized.



- The valid bit in a cache entry tells us if the data is real or not.
- Solves the problem of ambiguity of tag and data when initialized.



- Fully Associative
 - Any block of memory can be placed in any line of cache

- Fully Associative
 - Any block of memory can be placed in any line of cache
- Direct Mapped
 - A block of memory can only go in 1 line

- Fully Associative
 - Any block of memory can be placed in any line of cache
- Direct Mapped
 - A block of memory can only go in 1 line
- Set Associative
 - N lines where a block can be placed

- Fully Associative [Cache Size-Way SA]
 - Any block of memory can be placed in any line of cache
- Direct Mapped [1-Way SA]
 - A block of memory can only go in 1 line
- Set Associative
 - N lines where a block can be placed

Memory



Cache



If a block is in the cache it MUST be in these places!







ADDRESS of location processor wants us to find in the cache

31

0



	BLOCK O	FFSET
31	3	0



	INDEX	BLOCK OF	FSET
31		3	0



TAG	INDEX	BLOCK OFFSE	T
31		3 ()



ADDRESS of location processor wants us to find in the cache

TAG	INDEX	BLOCK OFFS	ET
31		3	0



ADDRESS of location processor wants us to find in the cache

-	TAG	INDEX	BLOCK OFFS	SET
31			3	0

BLOCK NUMBER

Tag tells us which block (of those possible) is in the cache. It does not include the index bits as they are redundant!



- Considerations:
 - Only need to search 1 place!
 - Fast, cheap, efficient
 - A block must go in 1 place!
 - Underutilized, conflicts

ADDRESS of location processor wants us to find in the cache

TAG	INDEX	BLOCK	OFFSET
31		3	0

BLOCK NUMBER

Tag tells us which block (of those possible) is in the cache. It does not include the index bits as they are redundant!

- Given:
 - 16 kB direct-mapped cache
 - 256 Byte blocks
 - Address 0x12345678
- Which blocks conflict?
 - 0x12345677
 - 0x11335577
 - 0x11115678
 - 0x12341666

- Given:
 - 16 kB direct-mapped cache
 - 256 Byte blocks
 - Address 0x12345678
- Which blocks conflict?
 - 0x12345677
 - 0x11335577
 - 0x11115678
 - 0x12341666

TAG	INDEX	BLOCK OFFSET

- Given:
 - 16 kB direct-mapped cache
 - 256 Byte blocks
 - Address 0x12345678

ADDRESS of location processor wants us to find in the cache

TAG	INDEX	BLOCK OFFSET

Offset: 8 bits to address 256 Byte blocks

- Which blocks conflict?
 - 0x12345677
 - 0x11335577
 - 0x11115678
 - 0x12341666

- Given:
 - 16 kB direct-mapped cache
 - 256 Byte blocks
 - Address 0x12345678
- Which blocks conflict?
 - 0x12345677
 - 0x11335577
 - 0x11115678
 - 0x12341666

ADDRESS of location processor wants us to find in the cache

TAG	INDEX	BLOCK OFFSET
		8

Offset: 8 bits to address 256 Byte blocks

Number of Blocks = 16 kB cache/ 256 Bytes per block = 64

- Given:
 - 16 kB direct-mapped cache
 - 256 Byte blocks
 - Address 0x12345678
- Which blocks conflict?
 - 0x12345677
 - 0x11335577
 - 0x11115678
 - 0x12341666

ADDRESS of location processor wants us to find in the cache

TAG	INDEX	BLOCK OFFSET
		8

Offset: 8 bits to address 256 Byte blocks

Number of Blocks = 16 kB cache/ 256 Bytes per block = 64

Index bits: 6 bits to address 64 blocks

- Given:
 - 16 kB direct-mapped cache
 - 256 Byte blocks
 - Address 0x12345678
- Which blocks conflict?
 - 0x12345677
 - 0x11335577
 - 0x11115678
 - 0x12341666

ADDRESS of location processor wants us to find in the cache

TAG	INDEX	BLOCK OFFSET
	6	8

Offset: 8 bits to address 256 Byte blocks

Number of Blocks = 16 kB cache/ 256 Bytes per block = 64

Index bits: 6 bits to address 64 blocks

- Given:
 - 16 kB direct-mapped cache
 - 256 Byte blocks
 - Address 0x12345678
- Which blocks conflict?
 - 0x12345677
 - 0x11335577
 - 0x11115678
 - 0x12341666

ADDRESS of location processor wants us to find in the cache

TAG	INDEX	BLOCK OFFSET
	6	8

Offset: 8 bits to address 256 Byte blocks
Number of Blocks = 16 kB cache/ 256 Bytes per block = 64
Index bits: 6 bits to address 64 blocks

0x123456 78

- Given:
 - 16 kB direct-mapped cache
 - 256 Byte blocks
 - Address 0x12345678
- Which blocks conflict?
 - 0x12345677
 - 0x11335577
 - 0x11115678
 - 0x12341666

ADDRESS of location processor wants us to find in the cache

TAG	INDEX	BLOCK OFFSET
	6	8

Offset: 8 bits to address 256 Byte blocks

Number of Blocks = 16 kB cache/ 256 Bytes per block = 64

Index bits: 6 bits to address 64 blocks

0x123456 77 0x113355 77 0x111156 78 0x123416 66 0x123456 78

- Given:
 - 16 kB direct-mapped cache
 - 256 Byte blocks
 - Address 0x12345678
- Which blocks conflict?
 - 0x12345677
 - 0x11335577
 - 0x11115678
 - 0x12341666

ADDRESS of location processor wants us to find in the cache

TAG	INDEX	BLOCK OFFSET
	6	8

Offset: 8 bits to address 256 Byte blocks

Number of Blocks = 16 kB cache/ 256 Bytes per block = 64

Index bits: 6 bits to address 64 blocks

0x123456 77	0x56 = 01 01 0110	0x123456 78
0x113355 77	0x55 = 01 01 0101	
0x111156 78	0x16 = 00 01 0110	
0x123416 66		

• Given:

- Byte addressable cache
- 32 Byte blocks
- Sequence of addresses
 - [A] 0x3F1F
 - [B] 0x3F2F
 - [C] 0x3F2E
 - [D] 0x3E1F
- What does the cache do?



- Given:
 - Byte addressable cache
 - 32 Byte blocks
 - Sequence of addresses
 - [A] 0x3F1F
 - [B] 0x3F2F
 - [C] 0x3F2E
 - [D] 0x3E1F



• What does the cache do?





- Given:
 - Byte addressable cache
 - 32 Byte blocks
 - Sequence of addresses
 - [A] 0x3F1F
 - [B] 0x3F2F
 - [C] 0x3F2E
 - [D] 0x3E1F



Offset: 5 bits to address 32 Byte blocks Index bits: 3 bits to address 7 cache lines

• What does the cache do?

- Given:
 - Byte addressable cache
 - 32 Byte blocks
 - Sequence of addresses
 - [A] 0x3F1F
 - [B] 0x3F2F
 - [C] 0x3F2E
 - [D] 0x3E1F
- What does the cache do?





Offset: 5 bits to address 32 Byte blocks Index bits: 3 bits to address 7 cache lines

Tag bits: 8 bits remaining

Set-Associative Cache

- N-Way Set-Associative Cache
 - A block can be placed in 1 of N lines



8 cache lines 4 sets 2 ways

2-Way SA so each set has 2 lines where a block can go





• Block Offset is the same as before!







• Block Offset is the same as before!



- Index bits determine set!
 - With 4 sets we need 2 index bits





- Block Offset is the same as before!
- Index bits determine set!
 - With 4 sets we need 2 index bits

• **Tag** is the remaining block offset bits not used by index

2-Way Set-Associative Cache Quiz

- Given:
 - Byte addressable cache
 - 32 Byte blocks
 - Sequence of addresses
 - [A] 0xF303
 - [B] 0xF503
 - [C] 0xF563
 - [D] 0xEF63
- What does the cache do?



2-Way Set-Associative Cache Quiz

- Given:
 - Byte addressable cache
 - 32 Byte blocks
 - Sequence of addresses
 - [A] 0xF303
 - [B] 0xF503
 - [C] 0xF563
 - [D] 0xEF63
- What does the cache do?



Offset: 5 bits to address 32 Byte blocks Index bits: 2 bits to address 4 sets

Tag bits: 9 bits remaining

Fully-Associative Cache

- Block Offset is the same as before!
- We do not need **index bits**!
- The **tag** is the size of the block offset!

Review

- A **block** is composed of Bytes
 - Block size given in problem statements
 - A block is the smallest unit of data we can pull from memory
- Sets are composed of (1 or more) blocks
 - Number of sets = number of blocks / number of ways
 - A block of memory goes in a cache line
- A cache is composed of sets

- Direct Mapped is 1-way SA
- Fully Associative is N-way SA

- Direct Mapped is 1-way SA
- Fully Associative is N-way SA

TAG	INDEX	BLOCK OFFSET

- Direct Mapped is 1-way SA
- Fully Associative is N-way SA



- Direct Mapped is 1-way SA
- Fully Associative is N-way SA

· · · · · · · · · · · · · · · · · ·			
TAG	INDEX	BLOCK OFFSET	
	# INDEX BITS =	# OFFSET BITS	
	log2(# of sets)	log2(block siz	

- Direct Mapped is 1-way SA
- Fully Associative is N-way SA



of sets = # cache lines / # ways

- Direct Mapped is 1-way SA
- Fully Associative is N-way SA



ADDRESS of location processor wants us to find in the cache

cache lines = cache size / block size

- Direct Mapped is 1-way SA
- Fully Associative is N-way SA

ADDRESS of location processor wants us to find in the cache TAG INDEX BLOCK OFFSET # TAG BITS # TAG BITS # INDEX BITS = # OFFSET BITS = log2(# of sets) log2(block size)

> # of sets = # cache lines / # ways

> # cache lines =
> cache size / block size

References

- Patterson and Hennessy, Computer Organization and Design
- David Black-Schaffer